

BRAC UNIVERSITY

Department of Computer Science and Engineering

CSE 260: Digital Logic Design

Examination: Quiz III

Duration: 20min

Semester : Summer25

Full Marks: 15

Name:	ID:	Section:
-------	-----	----------

1	Implement XOR / XNOR gate using one 2:1 MUX only.	5
2	Design a 4-to-2 LSB Priority Encoder that follows all general priority encoder rules, except for the special cases below: a. If two inputs are enabled, select the MSB among them. b. If three inputs are enabled, select the middle enabled bit. Find the equation for the encoder and draw the circuit. [4+4+2]	10